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Abstract 14 
We report on the development of n-on-p, 3D Double-Side Double Type Column (3D-DDTC) pixel 15 
detectors fabricated at FBK-irst (Trento, Italy) and oriented to the ATLAS upgrade. The considered 16 
fabrication technology is simpler than that required for full 3D detectors with active edge, but the 17 
detector efficiency and radiation hardness critically depend on the columnar electrode overlap and 18 
should be carefully evaluated.  The first assemblies of these sensors (featuring 2, 3, or 4 columns per 19 
pixel) with the ATLAS FEI3 read-out chip have been tested in laboratory. Selected results from the 20 
electrical and functional characterization with radioactive sources are here discussed.  21 
 22 
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 2
1. Introduction 1 
 2 
Silicon 3D detectors consist of an array of columnar electrodes of both doping types, oriented 3 
perpendicularly to the wafer surface and penetrating entirely through the substrate [1]. Provided the 4 
distance between columns is properly designed, this architecture allows for low depletion voltage and 5 
fast charge collection times, while keeping the detector active thickness unaltered. These properties 6 
can effectively counteract charge trapping effects due to high levels of radiation in HEP experiments. 7 
As a result, 3D detectors are expected to be more radiation tolerant than planar detectors and are 8 
emerging as one of the most promising technologies for innermost layers of tracking at the foreseen 9 
upgrades of the Large Hadron Collider. As an additional feature, 3D technology is suitable for 10 
manufacturing detectors with "active edge" [2], i.e., terminated with heavily doped trenches, where the 11 
insensitive edge region can be reduced to a few µm, to be compared to a few hundreds of µm for 12 
standard planar detectors. This option can facilitate the overall detector layout and reduce the material 13 
budget, since no sensor overlap is needed within the same layer.  14 
Full-3D detectors with active edges fabricated at the Stanford Nano Fabrication Facility (in the 15 
following referred to as standard 3D detectors), are the state-of-the-art in this field and have already 16 
proved to yield high good performance and high radiation tolerance. As an example, infrared laser 17 
tests on these sensors irradiated with neutrons and read-out with a fast transimpedance amplifier have 18 
shown a signal efficiency as high as 66% after a fluence of 8.8×1015 1-MeV neq./cm
2 [3]. Moreover, 19 
standard 3D pixel detectors bump-bonded to the ATLAS FEI3 front-end chip [4] have been measured 20 
in a 100 GeV pion beam at CERN SPS [5]. A hit efficiency of 99.9%±0.1% has been reported in case 21 
of 15° track inclination, which largely suppresses efficiency losses due to the electrodes, at the 22 
expense of larger charge sharing between adjacent pixels (i.e., larger cluster sizes).  23 
Besides standard 3D detectors, other modified 3D detectors have so far been proposed, among 24 
them 3D-STC (Single Type Column [6]) and 3D-DDTC (Double-side Double Type Column) 25 
detectors, aiming at a simplification of the manufacturing technology in view of volume productions. 26 
In particular, the 3D-DDTC approach (in two slightly different versions) is being pursued by CNM-27 
IMB (Barcelona, Spain [7]) and by FBK-irst (Trento, Italy [8]) with encouraging results.  28 
 3
3D detector technologies have been developed at FBK-irst in the framework of a collaboration 1 
with INFN since 2004. In the past few years, this activity has been mainly focused on sensors oriented 2 
to the upgrade of the ATLAS Pixel Detector, and the 3D-DDTC approach is currently considered a 3 
possible alternative to standard 3D design in the framework of the CERN 3D-ATLAS Sensor 4 
Collaboration [9].  5 
Using 3D-DDTC technology, we have fabricated at FBK-irst two batches of detectors on p-type 6 
substrates. In these detectors, the columns are not passing through the entire wafer thickness. The 7 
wafer layout is mainly oriented to pixel detectors compatible with existing ATLAS read-out chips. A 8 
few samples of 3D ATLAS pixel detectors with 2, 3, or 4 columns per pixel were bump bonded to the 9 
ATLAS FEI3 chips at SELEX SI (Rome, Italy) [10] and the assemblies have been tested electrically 10 
and with radioactive sources.  11 
In this paper we report on these detectors, covering design and technological aspects and selected 12 
results from the experimental characterization. 13 
 14 
2. Sensor description 15 
 16 
Sensors have been fabricated at FBK-irst MT-Lab. (Trento, Italy) on Float Zone, p-type, high-17 
resistivity silicon wafers using the 3D-DDTC technology [8]. Columnar electrodes of both doping 18 
types are etched from both wafer sides (junction columns from the front side, Ohmic columns from the 19 
back side), and stopping at a short distance (ideally not exceeding a few tens of micrometers) from the 20 
opposite surface. Junction columns (n+) are read-out columns and are arranged in the pixel 21 
configuration connecting them by a surface n+ diffusion and a metal strip. Ohmic columns (p+) are all 22 
connected together by a uniform surface p+ diffusion and metallization on the back side. All columns 23 
have a nominal diameter of 10 µm and are not filled with poly-Si. As an example, Fig.1a shows the 24 
layout of two adjacent pixels, whereas a schematic cross-section of the sensors is shown in Fig.1b.  25 
Surface insulation between n+ pixels is achieved by combined p-spray/p-stop implants [11]. The 26 
fabrication technology is similar to that described in [8] for 3D-DDTC detectors made on n-type 27 
 4
substrates, except for: (i) the substrate type, (ii) the inverted doping of the columns and related surface 1 
regions, and (iii) the additional steps for p-spray/p-stop implantations on the front side. 2 
The peculiar shape of present ATLAS pixels (50 µm × 400 µm) lends itself to different choices in 3 
terms of number of columns per pixel, and, accordingly, of pitch between the columns. In our design, 4 
we have implemented several layout options. Among them, those featuring two (2E), three (3E), and 5 
four (4E) junction columns per pixel, which are schematically represented in Fig.2, will be considered 6 
in this paper. Besides ATLAS pixel detectors, the wafer layout contains CMS pixel detectors, strip 7 
detectors and test structures (both planar and 3D).  8 
Two batches of detectors have been fabricated. In the first one (3D-DTC-2), completed in July 9 
2008, the DRIE steps had to be performed as an external service, because the equipment was not 10 
available at FBK yet. This significantly delayed the fabrication, caused major yield problems, and also 11 
limited the maximum etching depth achievable for the columns. When the DRIE equipment (Adixen 12 
AMS200) became available at FBK, a fabrication recycle (3D-DTC-2B) could be processed entirely in 13 
house and was completed in April 2009. Table 1 summarizes the main geometrical parameters of 14 
detectors from the two batches. The substrate thickness values have been extracted from the C-V 15 
curves of planar test diodes. The column thickness values have been extracted from the C-V curves of 16 
3D test structures. As can be seen, deeper junction columns and a larger overlap between columns of 17 
different doping type have been achieved in the second batch, from which better charge collection 18 
characteristics are therefore expected [8].  19 
 20 
3. Electrical characterization and TCAD simulations 21 
 22 
Test structures from the two batches have been extensively measured on wafer before proceeding 23 
with functional tests. Measurements were performed at room temperature and under dark conditions 24 
by using a probe-station to contact the devices. Results from the electrical characterization of devices 25 
belonging to the first batch are reported in [12]. For the sake of clarity, they are summarized in Table 2 26 
along with results relevant to the second batch. The substrate doping concentration was extracted from 27 
the C-V curves of planar test diodes, whereas all other data were extracted from 3D test diodes having 28 
 5
80 µm pitch between columns of the same doping type, corresponding to ~56 µm pitch between 1 
columns of opposite doping type (i.e., comparable to ATLAS pixel detectors of type 4E). The value of 2 
those parameters (depletion voltage, capacitance vs backplane) depending on the substrate doping 3 
concentration and column thickness are slightly different in the two batches, as expected. In particular, 4 
the full depletion voltage is sensibly lower in the second batch. On the contrary, the values of the 5 
technology dependent parameters, such as leakage current and breakdown voltage, are very similar, 6 
evidence of the good reproducibility of FBK process. As for the breakdown voltage, it is normally 7 
larger than 70 V. The “intrinsic” value is indeed higher than 100 V and is determined by the n+/p-spray 8 
junction at the top surface. Due to some defects, lower values are sometimes observed. 9 
In [8], TCAD simulation results addressing the charge collection properties of 3D-DDTC detectors 10 
are reported. Using results extracted from the measurements, new TCAD simulations have been 11 
performed, incorporating exact geometrical and process parameters relevant to detectors from the first 12 
batch. As an example, Fig. 3 shows the simulated current signal in a detector reverse biased at 16 V in 13 
response to a minimum ionizing particle impinging perpendicularly to the surface and close to the 14 
Ohmic column. The evolution of the electron density distribution is shown in the insets at several time 15 
instants (t=0, 0.5 ns, 1.0 ns, and 1.5 ns). The current signal exhibits a very fast component owing to the 16 
rapid charge collection from the high-field region (i.e., where columns overlap), and a slower tail due 17 
to diffusion from regions with low electric field (it should be stressed that full depletion is not easy to 18 
achieve at the bottom of the wafer close to the Ohmic columns). Nevertheless, this result confirms 19 
that, in spite of non optimized junction column depth, the full charge collection process in these 20 
detectors requires just a few ns, so that good charge collection efficiency is expected even with fast 21 
read-out electronics, like that used for ATLAS pixels. More details on simulations can be found in 22 
[13], along with experimental results from transient current characterization of 3D diodes stimulated 23 
with IR laser pulses. Further confirmation of the performance enhancement of these detectors with 24 
respect to the previous 3D-DDTC detectors made on n-type substrates [14] came from results of 25 
functional tests with laser and beta source setup performed on strip detectors from batch 3D-DTC-2 26 
connected to the ATLAS SCT Endcap electronics (ABCD3TA chip) [15], for which a better spatial 27 
uniformity of the signal and no sign of ballistic deficit have been observed.  28 
 6
4. Single-chip assembly 1 
 2 
A few pixel sensors from both batches have been connected via bump bonding and flip chip to the 3 
ATLAS FEI3 read-out chip [4]. The bump bonding process is based on Indium and it has been carried 4 
out at SELEX SI [10]. The FEI3 chip consists of 2880 cells of 50µm × 400µm size arranged in a 5 
matrix of 18 × 160, matching the geometrical characteristics of the sensor. In each cell, the 6 
corresponding pixel charge signal is amplified and compared to a programmable threshold by a 7 
discriminator. The digital readout provides information on the hit pixel address, the hit time stamp and 8 
the digitized amplitude, expressed in terms of Time-over-Threshold (ToT – length of discriminator 9 
signal). The ToT of a hit is determined by the width of the injected pulse and depends on: the 10 
deposited charge, the discriminator threshold and the feedback current. To measure the charge of a hit 11 
the discriminator output pulse is recorded in units of the 40 MHz crossing clock [4]. 12 
 13 
5. Functional characterization 14 
 15 
The experimental setup used for the characterization of the detector is based on the TurboDAQ 16 
setup, which has been developed at LBNL [16] and used to perform automated electrical test of 17 
ATLAS Pixel Detector Modules during the production phase. It runs under Windows and is based on 18 
National Instruments LabWindows development suite.  19 
Figure 4 shows a snapshot of CERN ATLAS Pixel setup, which is also equipped with a climate 20 
chamber that can be operated in a range between -25°C and 100°C, where detectors under test are 21 
housed. All measurements here reported have been done at 20°C with a relative humidity of 12%. The 22 
performance of 3D-DDTC sensors have been studied by measuring leakage currents, threshold and 23 
noise, and response to γ (Am241 and Cd109) and β (Sr90) radioactive sources. 24 
 25 
5.1 Leakage current measurements. 26 
Figure 5 provides an overview of the I-V curves of all 3D-DDTC sensors available from the 27 
first batch. This kind of test has been also useful to check for sensor damages after different stages on 28 
the assembly. From Fig. 5 it can be seen that in most detectors breakdown takes place at voltages of 29 
 7
about 70 V, in good agreement with measurements on test structures. Two samples show breakdown at 1 
lower voltages, probably due to some damage during the assembly. The leakage current below 2 
breakdown is quite large as compared to predictions based on the measurements performed on test 3 
diodes, but it still remains at an acceptable level (~100 pA/pixel). As an example, Fig. 6 shows the 4 
pixel leakage current distribution in a 2E sample.   5 
As for the sensors from the second batch, a sharp increase of the current up to the compliance set at 10 6 
µA has been observed already at low voltage (10 – 12 V). The four sensors so far tested have all 7 
shown the same behaviour (only 3E sensors have been initially considered for the second batch in 8 
view of their use in a beam test at CERN). Such an early breakdown is certainly related to the presence 9 
of local defects. As it can be seen from Fig. 7, showing a map of the pixel leakage current at different 10 
voltages, a few pixels start exhibiting high leakage current as the voltage is increased beyond 10 V.  11 
It should ne noted that it was not possible to make direct electrical tests on pixel detectors before 12 
assembling them with the FEI3 chip. On the other hand, no evidence of systematic early breakdown 13 
could be observed in strip detectors, which have a comparable total size (in the order of 1 cm2), so that 14 
the defect density is not believed to be so high to justify this behaviour in each sensor. The reason for 15 
this behaviour is likely to be ascribed to some damage occurred during the assembly. As a matter of 16 
fact, also planar test structures belonging to the same wafer have shown a degradation of their leakage 17 
current (up to a factor of 20) after bump bonding. This point has not been understood and is still under 18 
investigation.    19 
 20 
5.2 Threshold and noise measurements 21 
This test has been performed to measure the threshold and noise of each pixel, where only 22 
pixels with a charge deposit above the threshold are taken into account for readout by the front-end 23 
electronics. Signals are induced in each pixel by means of on-chip charge injectors, and the number of 24 
collected hits versus the injected charge is recorded. In an ideal case a step function with an immediate 25 
transition of the detection efficiency from 0 to 100 % at the threshold would be expected. In the real 26 
case, because of pixel noise, some injected charges below the threshold are detected and some injected 27 
charges above the threshold are not detected. The error function, a convolution of the ideal step 28 
 8
function with the Gaussian pixel noise distribution, describes the discriminator output. This function, 1 
the so-called S-curve, is fitted to the threshold scan result of each pixel. The 50% efficiency on the S-2 
curve defines the threshold value of a pixel. The noise of a pixel is inversely proportional to the 3 
steepness of the transition from no detected hits to full efficiency [17]. Scans are repeated to reduce the 4 
threshold dispersion by adjusting a DAC-parameter individually for each channel [4,18]. The on-chip 5 
injection circuits are also used to calibrate the ToT response of a signal into a charge value. The 6 
standard tuning aims at a ToT of 60 units for a charge of 20,000 e (which is the most probable charge 7 
deposit of a minimum ionizing particle in a silicon sensor of ~250 µm thickness [19]). Given a 8 
standard threshold of 3,200 e, this corresponds to a charge of about 250 – 350 e per ToT unit.  9 
The results of the Threshold-Scan (performed at a bias voltage of 35 V) on sensors from the first batch 10 
are summarized in Table 3. As an example, Figs. 8 and 9 show a threshold measurement and a noise 11 
distribution for a 2E sensor.  12 
The effect of the bias voltage on the noise has been also studied. Figure 10 shows the noise vs voltage 13 
curves of all “good” sensors from the first batch (i.e., those not affected by early breakdown 14 
problems). As expected, the noise decreases with bias, since the main contribution comes from the 15 
pixel capacitance, which is also decreasing with bias. Three different noise levels are eventually 16 
distinguished for the three types of sensors, in good agreement with their different capacitance values, 17 
which could be measured independently using a strip-like test structure featuring the same column 18 
configurations as the ATLAS pixels, and yielding: C2E = 250 fF, C3E =310 fF, C4E=370 fF. The noise 19 
values are lower than those reported in [3] for standard 3D sensors coupled to the FEI3 chip, as a result 20 
of a lower column overlap, and only slightly higher than those reported for planar pixel sensors (160 e, 21 
[19]).   22 
The noise behaviour of sensors from the second batch is very similar at low voltage, with values of 23 
about 240 e at 10 V, whereas it is obviously degraded as the voltage is increased because of early 24 
breakdown. A good correlation was indeed found between leakage current and noise, as shown in the 25 
maps of Fig. 11. As a matter of fact, the regions of high noise clearly develop around the leaky pixel 26 
seeds (see also Fig.7).  27 
 28 
 9
5.3 Measurements with radioactive sources 1 
Am241 and Cd109 γ sources have been chosen to calibrate the detectors. The source tests have 2 
been also used to identify dead pixels that do not show any signal because they are disconnected, 3 
merged, defective or badly tuned. Am241 (Cd109) γ source emits 60 keV (22 keV) photons which can 4 
convert anywhere in the bulk to a 60 keV (22 keV) primary electron. If ionization takes place in the 5 
substrate region where columns overlap, a signal of 16.5 ke (6.1 ke) is expected. On the other hand, if 6 
a photon converts in a high doping region or close to the surfaces, a fraction of the charge could be 7 
lost. Thus, in the charge distribution, a high-end pick at 16.5ke (6.1ke) and a tail towards smaller 8 
values are expected. 9 
Figure 12 shows spectra acquired with a 2E sensor for Am241 and Cd109, respectively, as reconstructed 10 
from the ToT-reading with the calibration shown in Fig. 13. Data refer to a bias voltage of 35 V. In 11 
both cases, the position of the main peaks agrees with expectations within the uncertainty due to the 12 
calibration process, which was estimated to be in the order of 10-15%. Results are also in good 13 
agreement with those obtained from measurements on ATLAS Planar Pixel Sensor [19] single-chip 14 
module using the same setup and with data already published in [20] for the ATLAS Pixel detector. 15 
Figure 14 shows the pulse height distributions in response to a Sr90 β source in a 2E sensor biased at 35 16 
V for cluster size 1 and 2. Charge values have been fitted with Landau functions, which are also shown 17 
in the figures. The most probable value (MPV) of the charge is ~14,100 e for cluster size 1 and 18 
increases up to ~15,360 for cluster size 2. With cluster size 2, the tail of low charge events clearly 19 
visible for cluster size 1 and possibly due to charge sharing disappears.  20 
It should be noted that the front-end electronics has been tuned with 60 ToT at 20,000 e for a planar 21 
pixel sensor of ~250 µm, whereas the thickness of 3D sensors is about 200 µm. The charge MPV 22 
values measured in 3D sensors with different column configurations are reported in Table 4. No 23 
appreciable differences between the three layouts are observed, as indeed expected before irradiation. 24 
Table 4 also includes data relevant to a reference planar sensor of 250 µm thickness. As can be seen, 25 
the MPV are properly scaling with the sensor thickness, within the already mentioned uncertainties 26 
due to the calibration process, so that it can be concluded that charge collection process in these 3D 27 
sensors is fully efficient before irradiation. 28 
 10 
Measurements with sources are being taken also for the sensors of the second batch, although they can 1 
be operated in a narrow bias voltage range (from 4 to 8 V) because of the early breakdown problems.   2 
Conclusion 3 
 4 
We have reported on 3D-DDTC pixel sensors fabricated at FBK-irst. The design and technological 5 
characteristics have been reviewed and selected results from the electrical and functional 6 
characterization of the first assemblies of these sensors with the ATLAS FEI3 read-out chip have been 7 
presented. After the assembly process, some degradation of the electrical characteristics of the sensors, 8 
both in terms of leakage current and breakdown voltage, have been observed and are currently being 9 
investigated. On the assemblies not affected by early breakdown problems, the noise figures are good 10 
(200-240 electrons rms at full depletion), the different values being due to the different capacitance 11 
resulting from the different number of columns per pixel and the different distance between columns.  12 
Functional tests with γ- and β-sources have shown good performance in terms of charge collection 13 
efficiency, although the sensors are still not optimized in terms of column overlap. The discrepancies 14 
between the experimental results and the theoretically expected values could be explained taking into 15 
account the 10-15% errors due to the calibration process.  16 
A couple of these sensors have been included in a beam test at CERN in May 2009, and preliminary 17 
results from data analysis are very encouraging. Radiation hardness tests are under way.   18 
 19 
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 12 
Table 1.  Main geometrical parameters of detectors from the two batches (all values are in µm). 1 
Parameter Value 
 3D-DTC-2 3D-DTC-2B 
Substrate thickness 200 200 
Junction column thickness 100 - 110 140 - 170 
Ohmic column thickness 180 – 190 180 - 190 
Column overlap  90 - 100 110 - 150 
 2 
 3 
 4 
 5 
Table 2.  Summary of the electrical parameters extracted from test diodes from the two batches.  6 
Parameter Unit Value 
  3D-DTC-2 3D-DTC-2B 
Substrate doping concentration  cm-3 1 × 1012 7 × 1011 
Lateral depletion voltage V 3 1 - 2 
Full depletion voltage V 12 3 - 4 
Capacitance vs backplane  fF/column 35 45 - 50 
Leakage current @ Full depletion pA/column < 1 < 1 
Breakdown voltage V > 70 > 70 
 7 
 8 
 9 
 10 
Table 3  Summary of the threshold and noise parameters (average and standard deviation) extracted 11 
from the pixel sensors from the first batch at a reverse bias voltage of 35 V (all values are in 12 
electrons).  13 
Sensor type Threshold Noise 
2E 3200 ± 58.60 202.3 ± 8.96 
3E 3318 ± 42.02 206.6 ± 8.29 
4E 3284 ± 41.27 229.8 ± 9.87 
 14 
 15 
 16 
 17 
Table 4 Summary of the MPV of the measured charge (average and standard deviation) is response to  18 
a Sr90 source. Data are relevant to 3D pixel sensors from the first batch biased at 35 V for cluster sizes 19 
1 and 2, and compared to those measured in a reference planar sensor of 250 µm thickness .  20 
Sensor type Clu. Size 1 (ke) Clu. Size 2 (ke) 
2E 14.12 ± 0.03 15.36 ± 0.05 
3E 14.07 ± 0.03 15.25 ± 0.02 
4E 14.07 ± 0.03  15.25 ± 0.03 
Planar 17.18 ± 0.18 18.52 ± 0.06 
 21 
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Fig. 1 (a) Layout detail of ATLAS pixel detectors (2E configuration), and (b) schematic cross-section 4 
of the devices along a plane intersecting both types of columns. 5 
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Fig. 2 Sketch of columnar electrodes in ATLAS pixels of 2E, 3E, and 4E type. 11 
12 
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 3 
Fig. 3 Simulated transient current signal in a 3D-DDTC diode from batch 3D-DTC-2 reverse biased at 4 
16 V in response to a minimum ionizing particle impinging perpendicularly to the surface and close to 5 
the Ohmic column. Evolution of the electron density distribution with time is shown in the inset at 6 
instants: t=0, 0.5 ns, 1.0 ns, and 1.5 ns.  7 
 8 
 9 
 10 
 11 
Fig. 4 Snapshot of CERN ATLAS Pixel experimental setup. 12 
 15 
 1 
 2 
Fig. 5 Overview of I-V curves of  3D-DDTC sensors from the first batch. 3 
 4 
 5 
 6 
 7 
Fig. 6 Leakage current distribution in DAC units (1 DAC = 125 pA) for a 2E detector module from the 8 
first batch biased at 35 V. 9 
 10 
 16 
     1 
Fig. 7 Map of leakage current in a 3E sensor from the second batch at different bias voltage: 8V (left), 2 
10 V (centre), and 16 V (right). 3 
 4 
Fig. 8 Threshold measurement for a 2E sensor from the first batch at a bias voltage of 35 V. 5 
 17 
 1 
Fig. 9 Noise distribution for a 2E sensor from the first batch at a bias voltage of 35 V. 2 
 3 
 4 
Fig. 10 Scan of noise versus bias voltage for the “good” sensors from the first batch. 5 
 6 
   7 
Fig. 11 Map of noise in the same 3E sensor as in Fig. 9 at different bias voltage: 8V (left), 10 V 8 
(centre), and 16 V (right). 9 
 18 
 1 
 2 
Fig. 12 Am241 (top) and Cd109 (bottom) spectra measured with a 2E sensor from the first batch at a 35 3 
V bias voltage. The figures show the source spectrum as a sum over all pixels without any clustering. 4 
The reported data refer to a gaussian fit of the main peak (not shown).  5 
 6 
 7 
 8 
 19 
 1 
Fig. 13 ToT calibration for the 2E sensor. 2 
3 
 20 
 1 
 2 
Fig. 14 Pulse height distributions for cluster size 1 (top) and cluster size 2 (bottom) in a 2E sensor 3 
biased at 35 V in response to a Sr90 source. The reported data refer to a Landau fit of charge values.  4 
 5 
